Acorn RISC Machine

E72244

Acorn RISC Machine (ARM) is a family of energy-efficient reduced instruction set computer (RISC) architectures widely used in mobile devices, embedded systems, and increasingly in servers and personal computers.

AI illustration

How this image was made

AI-generated illustration of Acorn RISC Machine

This AI-generated illustration was produced by black-forest-labs/FLUX.2-dev (1024x1024) from a prompt written by openai/gpt-oss-120b from the entity's label + description.

Prompt

Generate an image of Acorn RISC Machine (Acorn RISC Machine (ARM) is a family of energy-efficient reduced instruction set computer (RISC) architectures widely used in mobile devices, embedded systems, and increasingly in servers and personal computers.)

All labels observed (8)

How this entity was disambiguated

Statements (52)

Predicate Object
instanceOf RISC architecture ⓘ
computer architecture family ⓘ
instruction set architecture ⓘ
applicationDomain consumer electronics ⓘ
embedded systems ⓘ
microcontrollers ⓘ
mobile devices ⓘ
networking equipment ⓘ
personal computers ⓘ
servers ⓘ
smartphones ⓘ
tablets ⓘ
architectureType reduced instruction set computer ⓘ
designGoal energy efficiency ⓘ
high performance per watt ⓘ
developer ARM Ltd ⓘ
linked to: ARM

Acorn Computers ⓘ
endianSupport bi-endian (many implementations) ⓘ
little-endian ⓘ
influenced energy-efficient CPU design trends ⓘ
introduced 1980s ⓘ
laterName Advanced RISC Machines ⓘ
linked to: Acorn RISC Machine
licensingModel IP core licensing ⓘ
architecture license ⓘ
marketShare dominant in smartphone processors ⓘ
notableImplementation ARM Cortex-A series ⓘ
linked to: ARM

ARM Cortex-M series ⓘ
ARM Cortex-R series ⓘ
ARM Neoverse ⓘ
originCountry United Kingdom ⓘ
powerCharacteristic low power consumption ⓘ
registerFile load-store architecture ⓘ
shortName ARM ⓘ
supports 32-bit instruction set ⓘ
ARMv7 architecture ⓘ
ARMv8-A architecture ⓘ
linked to: ARMv8-A

ARMv9-A architecture ⓘ
linked to: ARMv9-A

SIMD extensions (e.g., NEON) ⓘ
Thumb instruction set ⓘ
Thumb-2 instruction set ⓘ
TrustZone security extensions ⓘ
hardware virtualization (in newer versions) ⓘ
usedBy Apple A-series SoCs ⓘ
linked to: Apple A-series

Apple M-series SoCs ⓘ
linked to: Apple M-series

Broadcom SoCs ⓘ
linked to: Broadcom

MediaTek SoCs ⓘ
NVIDIA Tegra SoCs ⓘ
Qualcomm Snapdragon SoCs ⓘ
Samsung Exynos SoCs ⓘ
uses conditional execution of most instructions (classic ARM) ⓘ
fixed-length instructions in classic ARM state ⓘ
wordLength 32-bit ⓘ

How these facts were elicited

Referenced by (11)

Full triples — surface form annotated when it differs from this entity's canonical label.

ARM → formerlyKnownAs → Acorn RISC Machine ⓘ
RISC-V → competesWith → ARM architecture ⓘ
linked to: Acorn RISC Machine
MIPS → influenced → ARM architecture ⓘ
linked to: Acorn RISC Machine
Arm Ltd. → originalName → Advanced RISC Machines Ltd. ⓘ
linked to: Acorn RISC Machine
Acorn Computers → developed → Acorn RISC Machine ⓘ
Acorn RISC Machine → laterName → Advanced RISC Machines ⓘ
linked to: Acorn RISC Machine
Arm → originalName → Advanced RISC Machines Ltd ⓘ
linked to: Acorn RISC Machine
Acorn Archimedes → companyDivision → Acorn RISC Machines (ARM) collaboration ⓘ
linked to: Acorn RISC Machine
Element 14 → predecessor → Acorn RISC technologies ⓘ
linked to: Acorn RISC Machine
Element 14 → heritage → Acorn RISC Machine (ARM) ⓘ
linked to: Acorn RISC Machine
Hermann Hauser → coFounded → Advanced RISC Machines ⓘ
linked to: Acorn RISC Machine