Disambiguation evidence for SystemVerilog via surface form

"IEEE 1800 SystemVerilog"

Triples (1)

Triples where some other subject referred to this entity as "IEEE 1800 SystemVerilog".

ModelSim → supportsStandard →
"IEEE 1800 SystemVerilog"
↳ resolves to SystemVerilog
ⓘ