CP0
E1991341
UNEXPLORED
CP0 is the system control coprocessor in MIPS architectures, responsible for managing exceptions, interrupts, and virtual memory through control and status registers.
All labels observed (1)
| Label | Occurrences |
|---|---|
| CP0 canonical | 1 |
Referenced by (1)
Full triples — surface form annotated when it differs from this entity's canonical label.